

Compal Confidential


DPF50 MB Schematic Document

LA-F841P

Version 0.1

Date : 2017/08/25

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Document Number LA-F841P
				Date Monday, August 28, 2017	Rev 0.1
				Sheet 1 of 65	



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID /PCB Revision	Rb	V _{AD_BID} min	V _{AD_BID} TYP	V _{AD_BID} Max	EC AD3
0 -> 0.1	0		0 V	0.300 V	0x00 - 0x13
1 -> 0.2	12K +/- 1%	0.347 V	0.354 V	0.36 V	0x14 - 0x1E
2 -> 0.3	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1F - 0x25
3 -> 0.4	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x26 - 0x30
4 -> 0.5	27K +/- 1%	0.691 V	0.702 V	0.713 V	0x31 - 0x3A
5 -> 0.6	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
6 -> 0.7	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
7 -> 0.8	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
8 -> 0.9	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
9 -> 1.0	100K +/- 1%	1.634 V	1.650 V	1.667 V	0x77 - 0x87
10 -> 1.1	130K +/- 1%	1.849 V	1.865 V	1.881V	0x88 - 0x96
11 -> 1.2	160K +/- 1%	2.015 V	2.031 V	2.046 V	0x97 - 0xA4
12 -> 1.3	200K +/- 1%	2.185 V	2.200 V	2.215 V	0xA5 - 0xAF
13 -> 1.4	240K +/- 1%	2.316V	2.329V	2.343V	0xB0 - 0xB7
14 -> 1.5	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xBF
15 -> 1.6	330K +/- 1%	2.521 V	2.533V	2.544 V	0xC0 - 0xC9
16 -> 1.7	430K +/- 1%	2.667 V	2.677 V	2.687 V	0xCA - 0xD4
17 -> 1.8	560K +/- 1%	2.791 V	2.800 V	2.808 V	0xD5 - 0xDD
18 -> 1.9	750K +/- 1%	2.905 V	2.912 V	2.919 V	0xDE - 0xF0
19 -> 2.0	NC	3.000 V	3.000 V		0xF1 - 0xFF

BOM Structure Table (1/2)

Func i on	Stuff	Un-Stuff
CFL-H SKU	CFL_H@	
DGPU SKU	DIS@	
VRAM STRAP/3G	3G@	
VRAM STRAP/6G	6G@	
GC6	GC6@	@GC6@
Touch		TS@
eSPI I/F	1PC@	ESPI@
TPM 9665	9665@	@9665@
TPM 9670	9670@	@9670@
CNVI	CNVI@	@CNVI@
EMI Components	EMI@	@EMI@
	VGAEMI@	
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@
XDP	XDP@	
ME Connector	CONN@	
STANDOFF	STD@	
For Signal Test	MP@	
VGA POWER SKU	VGA@	

HSIO Port Table(PCH)

HSIO Port	Capable	USB3.0	PCIE	SATA	Device	PCIE CLK&CLKREQ	NOTE
0	USB3.1_1(OTG)	1			USB3.1 PORT 1		
1	USB3.1_2 /	2			USB3.1 PORT 2		
2	USB3.1_3	3			USB3.1 PORT 3		
3	USB3.1_4	4			TYPE-C PORT		
4	USB3.1_5	5					
5	USB3.1_6	6					
6	USB3.1_7 / PCIE_1	7	1				
7	USB3.1_8 / PCIE_2	8	2				
8	USB3.1_9 / PCIE_3	9	3				
9	USB3.1_10 / PCIE_4	10	4				
10	PCIE_5 / GbE		5		LAN	CLK5 & CLKREQ#5	
11	PCIE_6		6				
12	PCIE_7		7				
13	PCIE_8		8				
14	PCIE_9 / GbE		9		CARD READER	CLK3 & CLKREQ#3	
15	PCIE_10		10		WLAN	CLK1 & CLKREQ#1	
16	PCIE_11 / SATA_0A		11	0	HDD		
17	PCIE_12 / GbE / SATA_1A		12	1			
18	PCIE_13 / GbE / SATA_0B		13	0			
19	PCIE_14 / SATA_1B		14	1			
20	PCIE_15 / SATA_2		15	2			
21	PCIE_16 / SATA_3		16	3			
22	PCIE_17 / SATA_4		17	4			
23	PCIE_18 / SATA_5		18	5	NGFF SSD	CLK2 & CLKREQ#2	Support SATA funct i on on SATA#4
24	PCIE_19		19				
25	PCIE_20		20				
26	PCIE_21		21				
27	PCIE_22		22				
28	PCIE_23		23				
29	PCIE_24		24				

Load BOM Option Table

BOM Number	Load BOM Option
431A0H30L02(UMA)	CFL_H@/MP@/CONN@/CMC@/ESPI@/EMI@/ESD@/KB9042@/KXC@/PP_HV@/IN_SPI@/STD@/SW@/SOC_DMIC@/S0IX@/CFL@/UMA@
431A0H30L01(DISCRETE)	CFL_H@/DIS@/MP@/CONN@/CMC@/ESPI@/2G@/AMD_P1_70@/EMI@/ESD@/KB9042@/KXC@/PP_HV@/IN_SPI@/STD@/SW@/SOC_DMIC@/S0IX@/CFL@/VGA@/40W_VGA_EMI@/VGA_EMI@

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & & CLKREQ#4	
DDI1	TYPE-C PORT		DDPB_HPD0
DDI2	---		DDPC_HPD1
DDI3	---		
eDP	embedded Display		EDP_HPD

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Sof t OFf)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 PORT 1
2	USB3.1 PORT 2
3	USB3.1 PORT 3
4	TYPE-C PORT
5	IR Camera
6	
7	Touch Panel
8	
9	
10	
11	
12	
13	
14	WLAN+BT Module

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM3	0X52	0XA4	0XA3
		TOUCH PAD			
PCH_SML0CLK PCH_SML0DATA	+3V_PCH_PRIM	NA			
PCH_SML1CLK PCH_SML1DATA	+3V_PCH_PRIM	EC	TBC	TBC	TBC
		GPU	0x4F	0X9E	0X9F

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1	+3V_SMBUS	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		G-Sensor	0x29	0x52	0x53
SMBUS Port2	+3VL	PCH	TBC		
		GPU	0x4F	0X9E	0X9F
		THERMAL	0x48	0X90	0x91
		PD	0x38	0X70	0x71
		Type-C MUX	0x10	0X20	0x21
			0x11	0X22	0x23

I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3VS				
I2C_1_SCL I2C_1_SDA	+3VS				

Voltage Rails

Power Plane	Descript i on	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Bat t ery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or bat t ery power rail f or power drcut	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM_GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DS	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON





Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

G3→S0

S0→S3

S3 →S0

S0→S5




Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc. CFL-H(2/8)DIMMA	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				LA-F841P Date: Monday, August 28, 2017 Sheet 7 of 65	

Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc. CFL-H(3/8)DIMMB	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number LA-F841P	
Date		Monday, August 28, 2017		Sheet	8 of 65

To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed

+0.95VS_VCCIO

RC9 1

2 24.9 0402 1%


PEG RCOMP

Trace Width/Space: 15 mil/ 15 mil
Max Trace Length: 600 mil




To PCH

To PCH


Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2017/07/24		Deciphered Date		2018/08/24		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CFL-H(4/8)PEG					
						Size		Document Number		Rev	
						Custom		LA-F841P		0.1	
						Date		Monday, August 28, 2017		Sheet 9 of 65	



GT
55000mA(Hexa Core GT2)







1. Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC10, RC11 should be placed within 2 inches (50.8 mm) of CPU



1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC12, RC13 should be placed within 2 inches (50.8 mm) of CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(6/8)VCC CORE/GT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F841P
				Date:	Monday, August 28, 2017
				Sheet	11 of 65
				Rev	0.1



1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC15, RC16 should be placed within 2 inches (50.8 mm) of CPU

UC1F

A10 VSS_1 VSS_82
A12 VSS_2 VSS_83
A16 VSS_3 VSS_84
A18 VSS_4 VSS_85
A20 VSS_5 VSS_86
A22 VSS_6 VSS_87
A24 VSS_7 VSS_88
A26 VSS_8 VSS_89
A28 VSS_9 VSS_90
A30 VSS_10 VSS_91
A6 VSS_11 VSS_92
A9 VSS_12 VSS_93
AA12 VSS_13 VSS_94
AA29 VSS_14 VSS_95
AA30 VSS_15 VSS_96
AB33 VSS_16 VSS_97
AB34 VSS_17 VSS_98
AB6 VSS_18 VSS_99
AC1 VSS_19 VSS_100
AC12 VSS_20 VSS_101
AC2 VSS_21 VSS_102
AC3 VSS_22 VSS_103
AC37 VSS_23 VSS_104
AC38 VSS_24 VSS_105
AC4 VSS_25 VSS_106
AC5 VSS_26 VSS_107
AC6 VSS_27 VSS_108
AD11 VSS_28 VSS_109
AD12 VSS_29 VSS_110
AD29 VSS_30 VSS_111
AD30 VSS_31 VSS_112
AD6 VSS_32 VSS_113
AD8 VSS_33 VSS_114
AD9 VSS_34 VSS_115
AE33 VSS_35 VSS_116
AE34 VSS_36 VSS_117
AE6 VSS_37 VSS_118
AF1 VSS_38 VSS_119
AF12 VSS_39 VSS_120
AF13 VSS_40 VSS_121
AF14 VSS_41 VSS_122
AF2 VSS_42 VSS_123
AF3 VSS_43 VSS_124
AF4 VSS_44 VSS_125
AG10 VSS_45 VSS_126
AG11 VSS_46 VSS_127
AG13 VSS_47 VSS_128
AG29 VSS_48 VSS_129
AG30 VSS_49 VSS_130
AG6 VSS_50 VSS_131
AG7 VSS_51 VSS_132
AG8 VSS_52 VSS_133
AH12 VSS_53 VSS_134
AH33 VSS_54 VSS_135
AH34 VSS_55 VSS_136
AH35 VSS_56 VSS_137
AH36 VSS_57 VSS_138
AH6 VSS_58 VSS_139
AJ1 VSS_59 VSS_140
AJ13 VSS_60 VSS_141
AJ2 VSS_61 VSS_142
AJ3 VSS_62 VSS_143
AJ37 VSS_63 VSS_144
AJ38 VSS_64 VSS_145
AJ4 VSS_65 VSS_146
AJ5 VSS_66 VSS_147
AJ6 VSS_67 VSS_148
AJ4 VSS_68 VSS_149
W5 VSS_69 VSS_150
Y10 VSS_70 VSS_151
Y11 VSS_71 VSS_152
Y13 VSS_72 VSS_153
Y14 VSS_73 VSS_154
Y37 VSS_74 VSS_155
Y38 VSS_75 VSS_156
Y7 VSS_76 VSS_157
Y8 VSS_77 VSS_158
Y9 VSS_78 VSS_159
AK29 VSS_79 VSS_160
AK30 VSS_80 VSS_161
VSS_81 VSS_162

CFL-H_BGA1440

UC1G

AW5 VSS_163 VSS_244
AY12 VSS_164 VSS_245
AY33 VSS_165 VSS_246
AY34 VSS_166 VSS_247
B9 VSS_167 VSS_248
BA10 VSS_168 VSS_249
BA11 VSS_169 VSS_250
BA12 VSS_170 VSS_251
BA37 VSS_171 VSS_252
BA38 VSS_172 VSS_253
BA6 VSS_173 VSS_254
BA7 VSS_174 VSS_255
BA8 VSS_175 VSS_256
BA9 VSS_176 VSS_257
BB1 VSS_177 VSS_258
BB12 VSS_178 VSS_259
BB2 VSS_179 VSS_260
BB29 VSS_180 VSS_261
BB3 VSS_181 VSS_262
BB30 VSS_182 VSS_263
BB4 VSS_183 VSS_264
BB5 VSS_184 VSS_265
BB6 VSS_185 VSS_266
BC12 VSS_186 VSS_267
BC13 VSS_187 VSS_268
BC14 VSS_188 VSS_269
BC33 VSS_189 VSS_270
BC34 VSS_190 VSS_271
BC6 VSS_191 VSS_272
BD10 VSS_192 VSS_273
BD11 VSS_193 VSS_274
BD12 VSS_194 VSS_275
BD37 VSS_195 VSS_276
BD6 VSS_196 VSS_277
BD7 VSS_197 VSS_278
BD8 VSS_198 VSS_279
BD9 VSS_199 VSS_280
BE1 VSS_200 VSS_281
BE2 VSS_201 VSS_282
BE29 VSS_202 VSS_283
BE3 VSS_203 VSS_284
BE30 VSS_204 VSS_285
BE4 VSS_205 VSS_286
BE5 VSS_206 VSS_287
BE6 VSS_207 VSS_288
BF12 VSS_208 VSS_289
BF33 VSS_209 VSS_290
BF34 VSS_210 VSS_291
BF6 VSS_211 VSS_292
BG12 VSS_212 VSS_293
BG13 VSS_213 VSS_294
BG37 VSS_214 VSS_295
BG38 VSS_215 VSS_296
BG6 VSS_216 VSS_297
BH1 VSS_217 VSS_298
BH10 VSS_218 VSS_299
BH11 VSS_219 VSS_300
BH12 VSS_220 VSS_301
BH14 VSS_221 VSS_302
BH3 VSS_222 VSS_303
BH4 VSS_223 VSS_304
BH5 VSS_224 VSS_305
BH6 VSS_225 VSS_306
BH7 VSS_226 VSS_307
BH8 VSS_227 VSS_308
BH9 VSS_228 VSS_309
BH9 VSS_229 VSS_310
W2 VSS_230 VSS_311
T2 VSS_231 VSS_312
T3 VSS_232 VSS_313
T33 VSS_233 VSS_314
T4 VSS_234 VSS_315
T5 VSS_235 VSS_316
T6 VSS_236 VSS_317
T7 VSS_237 VSS_318
T8 VSS_238 VSS_319
T9 VSS_239 VSS_320
U37 VSS_240 VSS_321
U38 VSS_241 VSS_322
U39 VSS_242 VSS_323
W3 VSS_243 VSS_324
W34

CFL-H_BGA1440

UC1H



BN4 VSS_325 VSS_409
BN7 VSS_326 VSS_410
BP12 VSS_327 VSS_411
BP14 VSS_328 VSS_412
BP18 VSS_329 VSS_413
BP21 VSS_330 VSS_414
BP24 VSS_331 VSS_415
BP25 VSS_332 VSS_416
BP26 VSS_333 VSS_417
BP29 VSS_334 VSS_418
BP33 VSS_335 VSS_419
BP34 VSS_336 VSS_420
BP7 VSS_337 VSS_421
BR12 VSS_338 VSS_422
BR14 VSS_339 VSS_423
BR18 VSS_340 VSS_424
BR21 VSS_341 VSS_425
BR24 VSS_342 VSS_426
BR25 VSS_343 VSS_427
BR26 VSS_344 VSS_428
BR29 VSS_345 VSS_429
BR34 VSS_346 VSS_430
BR36 VSS_347 VSS_431
BR7 VSS_348 VSS_432
BT12 VSS_349 VSS_433
BT14 VSS_350 VSS_434
BT18 VSS_351 VSS_435
BT21 VSS_352 VSS_436
BT24 VSS_353 VSS_437
BT26 VSS_354 VSS_438
BT29 VSS_355 VSS_439
BT32 VSS_356 VSS_440
BT5 VSS_357 VSS_441
C11 VSS_358 VSS_442
C13 VSS_359 VSS_443
C15 VSS_360 VSS_444
C17 VSS_361 VSS_445
C19 VSS_362 VSS_446
C21 VSS_363 VSS_447
C23 VSS_364 VSS_448
C25 VSS_365 VSS_449
C27 VSS_366 VSS_450
C29 VSS_367 VSS_451
C31 VSS_368 VSS_452
C33 VSS_369 VSS_453
C5 VSS_370 VSS_454
C8 VSS_371 VSS_455
C9 VSS_372 VSS_456
D10 VSS_373 VSS_457
D12 VSS_374 VSS_458
D14 VSS_375 VSS_459
D16 VSS_376 VSS_460
D18 VSS_377 VSS_461
D20 VSS_378 VSS_462
D22 VSS_379 VSS_463
D24 VSS_380 VSS_464
D26 VSS_381 VSS_465
D28 VSS_382 VSS_466
D3 VSS_383 VSS_467
D30 VSS_384 VSS_468
D33 VSS_385 VSS_469
D6 VSS_386 VSS_470
D9 VSS_387 VSS_471
E34 VSS_388 VSS_472
E35 VSS_389 VSS_473
E38 VSS_390 VSS_474
E4 VSS_391 VSS_475
E9 VSS_392 VSS_476
N3 VSS_393 VSS_477
N33 VSS_394 VSS_478
N34 VSS_395 VSS_479
N4 VSS_396
N5 VSS_397
N6 VSS_398
N7 VSS_399
N8 VSS_400
N9 VSS_401
P12 VSS_402
P37 VSS_403
M14 VSS_404
M6 VSS_405
N1 VSS_406
F11 VSS_407
F13 VSS_408
VSS_A3
VSS_A34
VSS_A4
VSS_B3
VSS_B37
VSS_B38
VSS_BT3
VSS_BT36
VSS_BT36
VSS_BT4
VSS_C2
VSS_D38

CFL-H_BGA1440

F15


F17
F19
F2
F21
F23
F25
F27
F29
F3
F31
F36
F4
F5
F8
F9
G10
G12
G14
G16
G18
G20
G22
G24
G26
G28
G4
G5
G6
G9
H11
H12
H18
H22
H25
H32
H35
J10
J18
J22
J25
J32
J36
J4
J7
K1
K10
K11
K2
K3
K38
K4
K5
K7
K8
K9
L29
L30
L33
L34
M12
M13
N10
N11
N12
N2
BT8
BR9

Impedance Spectrum Tool Trigger



UC1M



RSVD_TP5
IST_TRIG
RSVD_TP4
RSVD_TP1
RSVD_TP2
RSVD15
RSVD28
RSVD27
RSVD14
RSVD13
RSVD30
RSVD31
RSVD1
RSVD5
VSS_A36
VSS_A37
PROC_TRIGIN
PROC_TRIGOUT
RSVD24
RSVD23
RSVD7
RSVD21
RSVD26
RSVD29
RSVD19
RSVD18
RSVD9
RSVD12
RSVD3
RSVD25
RSVD22
RSVD20
RSVD17
RSVD16
RSVD8
RSVD6







13 OF 13



Add for Corner NCTF testing


Interleaved Memory

P(7) DDR_A_D[0..15]  

P(7) DDR_A_D[16..31]  





P(7) DDR_A_D[32..47]  

P(7) DDR_A_D[48..63]  






PLACE NEAR TO PIN

Layout Note:
Place near JDIMM1.258












Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	DDRIV_CHA: DIMM0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-F841P	0.1
				Date:	Monday, August 28, 2017	Sheet 14 of 65

[illegible]





The 30 HSIO lanes on PCH-H supports the following configurations:

1. Up to 24 PCIe[®] Lanes
 - A maximum of 16 PCIe[®] Ports (or devices) can be enabled
 - When a GBE Port is enabled, the maximum number of PCIe[®] Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe[®] Ports (or devices) = 16 - GBE (0 or 1)
 - Controller #1-4 (PCIe[®] Controller #1), 5-8 (PCIe[®] Controller #2), 9-12 (PCIe[®] Controller #3), 13-16 (PCIe[®] Controller #4), 17-20 (PCIe[®] Controller #5), and 21-24 (PCIe[®] Controller #6) can be individually configured
2. Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
 - Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
3. Up to 4 GBE Lanes
 - A maximum of 1 GBE Port (or device) can be enabled
4. Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe[®] storage devices
 - x2 and x4 PCIe[®] NVMe SSD
 - x2 Intel® Optane® Memory Device
 - See the "PCI Express[®] (PCIe)" chapter for the PCH PCIe[®] Controllers, configuration, and lanes that can be used for Intel® Rapid Storage Technology PCIe[®] storage support
5. For unused SATA/PCIe[®] Combo Lanes, Flex I/O Lanes that can be configured as PCIe[®] or SATA, the lanes must be statically assigned to SATA or PCIe[®] via the SATA/PCIe Combo Port Software discussed in the SPI Programming Guide and through the Intel Flash Image Tool (FIT) tool.

Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH(1/8)DMI/PCIE/USB2	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number LA-F841P	
Date: Monday, August 28, 2017		Sheet 16 of 65			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(2/8)CLK/CNV1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F841P
				Date	Monday, August 28, 2017
				Sheet	17 of 65
				Rev	0.1



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/07/24				PCH(3/8)DDC/SPI			
Deciphered Date				2018/08/24				LA-F841P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				Rev 0.1			
Size				Document Number				Monday, August 28, 2017			
Custom				Sheet				18 of 65			

Type-A Port - Right Side

P(29) USB3_PTX_DRX_N1
P(29) USB3_PTX_DRX_P1
P(29) USB3_PRX_DTX_N1
P(29) USB3_PRX_DTX_P1

USB3_PTX_DRX_N1
USB3_PTX_DRX_P1
USB3_PRX_DTX_N1
USB3_PRX_DTX_P1

F9
F7
D11
C11

USB31_1_TXN
USB31_1_TXP
USB31_1_RXN
USB31_1_RXP

1.8V (eSPI)
GPP_A1/LAD0/ESPI_I00
GPP_A2/LAD1/ESPI_I01
GPP_A3/LAD2/ESPI_I02
GPP_A4/LAD3/ESPI_I03

BB39 LPC_AD0
AW37 LPC_AD1
AX37 LPC_AD2
BA38 LPC_AD3

P(33,35)
P(33,35)
P(33,35)
P(33,35)

P(36) USB3_PTX_DRX_N2
P(36) USB3_PTX_DRX_P2
P(36) USB3_PRX_DTX_N2
P(36) USB3_PRX_DTX_P2

USB3_PTX_DRX_N2
USB3_PTX_DRX_P2
USB3_PRX_DTX_N2
USB3_PRX_DTX_P2

C3
D4
B9
C9

USB31_2_TXN
USB31_2_TXP
USB31_2_RXN
USB31_2_RXP

GPP_A5/LFRAME#/ESPI_CS0#
GPP_A6/SERIRQ/ESPI_CS1#
GPP_A7/PIRQA#/ESPI_ALERT0#
GPP_A0/RCIN#/ESPI_ALERT1#
GPP_A14/SUS_STAT#/ESPI_RESET#

BE38 LPC_FRAME#
AW35 PCH_SERIRQ
BA36 PIRQA#
BB39 EC_KBRST#
BF38 SUS_STAT#

LPC_FRAME# P(33,35)
SERIRQ P(33,35)
0.0402 5%
EC_KBRST# P(33)
TH4950

P(36) USB3_PTX_DRX_N3
P(36) USB3_PTX_DRX_P3
P(36) USB3_PRX_DTX_N3
P(36) USB3_PRX_DTX_P3

USB3_PTX_DRX_N3
USB3_PTX_DRX_P3
USB3_PRX_DTX_N3
USB3_PRX_DTX_P3

C16
G14
F14
C15
B15
F13
K13

USB31_6_TXN
USB31_6_TXP
USB31_6_RXN
USB31_6_RXP
USB31_5_TXN
USB31_5_TXP
USB31_5_RXN
USB31_5_RXP

GPP_A9/CLKOUT_LPC0/ESPI_CLK
GPP_A10/CLKOUT_LPC1

BB36 CLKOUT_LPC0
BB34 CLKOUT_LPC1

CLKOUT_LPC0 P(33)
CLKOUT_LPC1 P(35)

P(36) USB3_PTX_DRX_N4
P(36) USB3_PTX_DRX_P4
P(36) USB3_PRX_DTX_N4
P(36) USB3_PRX_DTX_P4

USB3_PTX_DRX_N4
USB3_PTX_DRX_P4
USB3_PRX_DTX_N4
USB3_PRX_DTX_P4

G12
F11
C10
B10

USB31_3_TXP
USB31_3_TXN
USB31_3_RXP
USB31_3_RXN

GPP_E6/SATA_DEVSLP2
GPP_E5/SATA_DEVSLP1
GPP_E4/SATA_DEVSLP0
GPP_F9/SATA_DEVSLP7
GPP_F8/SATA_DEVSLP6
GPP_F7/SATA_DEVSLP5
GPP_F6/SATA_DEVSLP4
GPP_F5/SATA_DEVSLP3

AH40 DEVSLP2
AH35 DEVSLP1
AL48 DEVSLP0
AP47
AN46
AR47
AP48

TH4952
TH48
TH49
TH70
TH71

P(31) USB3_PTX_DRX_P4
P(31) USB3_PTX_DRX_N4
P(31) USB3_PRX_DTX_P4
P(31) USB3_PRX_DTX_N4

USB3_PTX_DRX_P4
USB3_PTX_DRX_N4
USB3_PRX_DTX_P4
USB3_PRX_DTX_N4

C14
B14
J15
K16

USB31_4_TXP
USB31_4_TXN
USB31_4_RXP
USB31_4_RXN

6 OF 13

AH40
AH35
AL48
AP47
AN46
AR47
AP48

TH4952
TH48
TH49
TH70
TH71

Type-C Port

P(31) USB3_PTX_DRX_P4
P(31) USB3_PTX_DRX_N4
P(31) USB3_PRX_DTX_P4
P(31) USB3_PRX_DTX_N4

USB3_PTX_DRX_P4
USB3_PTX_DRX_N4
USB3_PRX_DTX_P4
USB3_PRX_DTX_N4

C14
B14
J15
K16

USB31_4_TXP
USB31_4_TXN
USB31_4_RXP
USB31_4_RXN

6 OF 13

AH40
AH35
AL48
AP47
AN46
AR47
AP48

TH4952
TH48
TH49
TH70
TH71

CLKOUT_LPC0 CH70 1 @RF@ 2 10P 0402 50V8J
03/14 From RF Team Request

TH55 TP@ CL_CLK
TH56 TP@ CL_DATA
TH57 TP@ CL_RST#

AR2
AT5
AU4

CL_CLK
CL_DATA
CL_RST#

UH1C

PCIE9_RXN
PCIE9_RXP
PCIE9_TXN
PCIE9_TXP

G36 PCIE_PRX_DTX_N9
F36 PCIE_PRX_DTX_P9
C34 PCIE_PTX_DRX_N9
D34 PCIE_PTX_DRX_P9

CH78 1 2 0.1U 0402 10V6K
CH77 1 2 0.1U 0402 10V6K

PCIE_PRX_DTX_N9 P(36)
PCIE_PRX_DTX_P9 P(36)
PCIE_PTX_C_DRX_N9 P(36)
PCIE_PTX_C_DRX_P9 P(36)

Card Reader

P48
V48
W47
L47
U48
N48
P47
R46
GPP_K8
GPP_K9
GPP_K10
GPP_K11

GPP_K8
GPP_K9
GPP_K10
GPP_K11

PCIE10_RXN
PCIE10_RXP
PCIE10_TXN
PCIE10_TXP

PCIE15_RXN/SATA2_RXN
PCIE15_RXP/SATA2_RXP
PCIE_15_SATA_2_TXN
PCIE15_TXP/SATA2_TXP

PCIE16_RXN/SATA3_RXN
PCIE16_RXP/SATA3_RXP
PCIE16_TXN/SATA3_TXN
PCIE16_TXP/SATA3_TXP

K37 PCIE_PRX_DTX_N10
J37 PCIE_PRX_DTX_P10
C35 PCIE_PTX_DRX_N10
B35 PCIE_PTX_DRX_P10

0.1U 0402 10V6K 2 1 CH60
0.1U 0402 10V6K 2 1 CH61

PCIE_PRX_DTX_N10 P(28)
PCIE_PRX_DTX_P10 P(28)
PCIE_PTX_C_DRX_N10 P(28)
PCIE_PTX_C_DRX_P10 P(28)

WLAN

P(24) SATA_PTX_DRX_P0
P(24) SATA_PTX_DRX_N0
P(24) SATA_PRX_DTX_P0
P(24) SATA_PRX_DTX_N0

SATA_PTX_DRX_P0
SATA_PTX_DRX_N0
SATA_PRX_DTX_P0
SATA_PRX_DTX_N0

C36
B36
F39
G38

PCIE11_TXP/SATA0A_TXP
PCIE11_TXN/SATA0A_TXN
PCIE11_RXP/SATA0A_RXP
PCIE11_RXN/SATA0A_RXN

GPP_F10/SATA_SCLOCK
GPP_F11/SATA_SLOAD
GPP_F13/SATA_SDATOUT0
GPP_F12/SATA_SDATOUT1

PCIE17_RXN/SATA4_RXN
PCIE17_RXP/SATA4_RXP
PCIE17_TXN/SATA4_TXN
PCIE17_TXP/SATA4_TXP

PCIE_PRX_DTX_N17 P(24)
PCIE_PRX_DTX_P17 P(24)
PCIE_PTX_DRX_N17 P(24)
PCIE_PTX_DRX_P17 P(24)

NGFF PCIE/SATA SSD

AR48
AU48
C39
D39
C47
B38
C38
C45
C46

GPP_F10/SATA_SCLOCK
GPP_F11/SATA_SLOAD
GPP_F13/SATA_SDATOUT0
GPP_F12/SATA_SDATOUT1

PCIE14_TXN/SATA1B_TXN
PCIE14_TXP/SATA1B_TXP
PCIE14_RXN/SATA1B_RXN
PCIE14_RXP/SATA1B_RXP

PCIE18_RXN/SATA5_RXN
PCIE18_RXP/SATA5_RXP
PCIE18_TXN/SATA5_TXN
PCIE18_TXP/SATA5_TXP

GPP_E8/SATA_LED#

PCIE13_TXN/SATA0B_TXN
PCIE13_TXP/SATA0B_TXP
PCIE13_RXN/SATA0B_RXN
PCIE13_RXP/SATA0B_RXP

PCIE_PRX_DTX_N18 P(24)
PCIE_PRX_DTX_P18 P(24)
PCIE_PTX_DRX_N18 P(24)
PCIE_PTX_DRX_P18 P(24)

NGFF PCIE/SATA SSD

P(24) PCIE_PTX_DRX_P20
P(24) PCIE_PTX_DRX_N20
P(24) PCIE_PRX_DTX_P20
P(24) PCIE_PRX_DTX_N20

PCIE_PTX_DRX_P20
PCIE_PTX_DRX_N20
PCIE_PRX_DTX_P20
PCIE_PRX_DTX_N20

B44
A44
R37
R35
D43
C44
N42
M44

PCIE20_TXP/SATA7_TXP
PCIE20_TXN/SATA7_TXN
PCIE20_RXP/SATA7_RXP
PCIE20_RXN/SATA7_RXN

GPP_F21/EDP_BKLCTL
GPP_F20/EDP_BKLCTL
GPP_F19/EDP_VDDEN

PCIE12_TXP/SATA1A_TXP
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA1A_RXP
PCIE12_RXN/SATA1A_RXN

PCIE_PRX_DTX_N19 P(24)
PCIE_PRX_DTX_P19 P(24)
PCIE_PTX_DRX_N19 P(24)
PCIE_PTX_DRX_P19 P(24)

NGFF PCIE/SATA SSD

P(24) PCIE_PTX_DRX_P20
P(24) PCIE_PTX_DRX_N20
P(24) PCIE_PRX_DTX_P20
P(24) PCIE_PRX_DTX_N20

PCIE_PTX_DRX_P20
PCIE_PTX_DRX_N20
PCIE_PRX_DTX_P20
PCIE_PRX_DTX_N20

B44
A44
R37
R35
D43
C44
N42
M44

PCIE20_TXP/SATA7_TXP
PCIE20_TXN/SATA7_TXN
PCIE20_RXP/SATA7_RXP
PCIE20_RXN/SATA7_RXN

GPP_F21/EDP_BKLCTL
GPP_F20/EDP_BKLCTL
GPP_F19/EDP_VDDEN

PCIE12_TXP/SATA1A_TXP
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA1A_RXP
PCIE12_RXN/SATA1A_RXN

PCIE_PRX_DTX_N19 P(24)
PCIE_PRX_DTX_P19 P(24)
PCIE_PTX_DRX_N19 P(24)
PCIE_PTX_DRX_P19 P(24)

NGFF PCIE/SATA SSD

P(24) PCIE_PTX_DRX_P20
P(24) PCIE_PTX_DRX_N20
P(24) PCIE_PRX_DTX_P20
P(24) PCIE_PRX_DTX_N20

PCIE_PTX_DRX_P20
PCIE_PTX_DRX_N20
PCIE_PRX_DTX_P20
PCIE_PRX_DTX_N20

B44
A44
R37
R35
D43
C44
N42
M44

PCIE20_TXP/SATA7_TXP
PCIE20_TXN/SATA7_TXN
PCIE20_RXP/SATA7_RXP
PCIE20_RXN/SATA7_RXN

GPP_F21/EDP_BKLCTL
GPP_F20/EDP_BKLCTL
GPP_F19/EDP_VDDEN

PCIE12_TXP/SATA1A_TXP
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA1A_RXP
PCIE12_RXN/SATA1A_RXN

PCIE_PRX_DTX_N19 P(24)
PCIE_PRX_DTX_P19 P(24)
PCIE_PTX_DRX_N19 P(24)
PCIE_PTX_DRX_P19 P(24)

NGFF PCIE/SATA SSD

P(24) PCIE_PTX_DRX_P20
P(24) PCIE_PTX_DRX_N20
P(24) PCIE_PRX_DTX_P20
P(24) PCIE_PRX_DTX_N20

PCIE_PTX_DRX_P20
PCIE_PTX_DRX_N20
PCIE_PRX_DTX_P20
PCIE_PRX_DTX_N20

B44
A44
R37
R35
D43
C44
N42
M44

PCIE20_TXP/SATA7_TXP
PCIE20_TXN/SATA7_TXN
PCIE20_RXP/SATA7_RXP
PCIE20_RXN/SATA7_RXN

GPP_F21/EDP_BKLCTL
GPP_F20/EDP_BKLCTL
GPP_F19/EDP_VDDEN

PCIE12_TXP/SATA1A_TXP
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA1A_RXP
PCIE12_RXN/SATA1A_RXN

PCIE_PRX_DTX_N19 P(24)
PCIE_PRX_DTX_P19 P(24)
PCIE_PTX_DRX_N19 P(24)
PCIE_PTX_DRX_P19 P(24)

NGFF PCIE/SATA SSD

P(24) PCIE_PTX_DRX_P20
P(24) PCIE_PTX_DRX_N20
P(24) PCIE_PRX_DTX_P20
P(24) PCIE_PRX_DTX_N20

PCIE_PTX_DRX_P20
PCIE_PTX_DRX_N20
PCIE_PRX_DTX_P20
PCIE_PRX_DTX_N20

B44
A44
R37
R35
D43
C44
N42
M44

PCIE20_TXP/SATA7_TXP
PCIE20_TXN/SATA7_TXN
PCIE20_RXP/SATA7_RXP
PCIE20_RXN/SATA7_RXN








GPP_F21/EDP_BKLCTL
GPP_F20/EDP_BKLCTL
GPP_F19/EDP_VDDEN

PCIE12_TXP/SATA1A_TXP
PCIE12_TXN/SATA1A_TXN
PCIE12_RXP/SATA1A_RXP
PCIE12_RXN/SATA1A_RXN

PCIE_PRX_DTX_N19 P(24)
PCIE_PRX_DTX_P19 P(24)
PCIE_PTX_DRX_N19 P(24)
PCIE_PTX_DRX_P19 P(24)

NGFF PCIE/SATA SSD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24		Deciphered Date	
2017/07/24		2018/08/24		Title	
2018/08/24		2018/08/24		PCIE/SATA/USB3/eSPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
Custon		Document Number		0.1	
Date		Monday, August 28, 2017		Sheet	
19		of		65	




SCI capability is available on all GPIOs
PCH GPIOs that can be routed to generate SMI# or NMI:
• GPP_B14, GPP_B20, GPP_B23
• GPP_C[23:22]
• GPP_D[4:0]
• GPP_E[15:0]
• GPP_F[3:0]
• GPP_G[7:0] (support SMI# only).

The voltage of all GPIO pads in each GPP group is determined by the voltage supplied to the group (either 3.3V or 1.8V), except for GPP_E and GPP_F group (which are 3.3V only), and GPP_J group (which is 1.8V only).




All GPIOs have programmable internal pull-up/pull-down resistors which are off by default.
The internal pull-up/pull-down for each GPIO can be enabled by BIOS programming.




APS CONN



For Debug Port80/RMT/MMA






Need PLT_ID Strap pin for BIOS?




GPIO Group	Voltage
GPAA	LPC: 3.3V eSPI: 1.8V *
GPBB GPCC	3.3V
GPPD	1.8V for SOC_DMIC 3.3V for IR_DMIC *
GPPE GPPF	3.3V
GPPG	3.3V
GPBH GPPK	3.3V
GPPJ	3.3V Only
GPPK	1.8V Only
GPD	3.3V Only


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2017/07/24	
2017/07/24		2018/08/24		2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc.		PCH(7/8)Power	
Size		Document Number		Rev	
Custom		LA-F841P		0.1	
Date:		Monday, August 28, 2017		Sheet 22 of 65	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(8/8)GND/RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-F841P
				Date:	Monday, August 28, 2017
				Sheet	23 of 65
				Rev	0.1




Camera




Touch Screen




Main:SP040006L00
2nd:SP040004X00





Touch Screen




P(10,14,15,17,18,19,20,21,24,26,27,28,30,31,32,35,36,37,38,39,53,55,56,64) +3VS
P(29,47,48,49,50,51,55,57,61,64) +19VB
P(16,20,21,22,27,28,30,33,34,36,38,49,50,51,52,53,55,61) +3VALW
P(54) +3V_IRCAM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	
				Document Number	
				LA-C707P	
				Date	
				Monday, August 28, 2017	
				Sheet	
				25 of 65	
				Rev	
				0.1	



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	LAN 8151/8166 CR RTSS238	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev.
					LA-F841P	0.
				Date:	Monday, August 28, 2017	Sheet 27 of 65



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB Charger	
Size	Custom	Document Number	LA-F841P	Rev	0.1
Date:	Monday, August 28, 2017	Sheet	29	of	65






Default I ² C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	1	1	1	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the I²C address.




Default I ² C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	I2C_ADDR_DECODE_C2[2:0]			R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the I²C address.

DIV = R2/(R1+R2) ⁽¹⁾		I ² C UNIQUE ADDRESS [3:1]	
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b



Security Classification	Compal Secret Data			Compal Electronics, Inc. Type-C PORT3-DC IN	
Issued Date	2017/03/07	Deciphered Date	2018/03/07	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Docu. Number
				Custom	Rev
				Date: Monday, August 28, 2017	
				Sheet	30 of 65




The schematic diagram illustrates the MUX control circuit. A 3V3 MUX supply is connected to three resistors (RU87, RU85, RU86) in series with the MUX DPEQ CLK and CEQ DAT signals. The resistors are labeled 4.7K_0402_5%.




```
DPEQ (I2C_EN=L)
L : Compensation for channel lose up to 7db
H : Compensation for channel lose up to 14.5db
M : Compensation for channel lose up to 10.5db (default)

CEQ (I2C_EN=L)
L : Compensation for channel lose up to 7db
H : Compensation for channel lose up to 18.5db
M : Compensation for channel lose up to 11.5db (default)
```

3	ADDR	I	For I ² C Control Mode only(I2C_EN=H)
			ADDR: I ² C control bus address LSB. Internally pull down at 150kΩ, 3.3V I/O (ADDR)= L: 0x20/0x21 H: 0x22/0x23





Security Classification		Compal Secret Data		Compal Electronics, Inc. USB3.1 10G / DP MUX - ANX7440		
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT UNLESS AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev. 0.
					LA-F841P	
				Date:	Monday, August 28, 2017	Sheet 31 of 65





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS INFORMATION SHALL NOT BE TRANSFERRED FROM THE CONTROL OF THE COMPANY TRANSFER OF TRADE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number
			Custom	LA-F841P
			Date	Monday, August 28, 2017
			Sheet	32 of 61

TP Button BD Connector





Pin Assignment and Description			
Pin#	Signal	I/O	Description
1	VDD_3.3V	Power	3.3V +/-5%. Power ripple: 100 mVpp max. Power sequence: See section 4.6.
2	PS2_DATA	I/O	PS2 data
3	PS2_CLK	I/O	PS2 clock
4	GND	GND	Ground
5	SMB_CLK	I/O	SMBUS clock I_{drive} or I_{sink} : 8 mA max.
6	SMB_DATA	I/O	SMBUS data. I_{drive} or I_{sink} : 8 mA max.
7	/INT (/ATTN)	O	For SMBus application, low active, indicates touchpad likes to send data to system (host) if go low.
8	LID_CLOSE (TP Disable/Enable)	I	Enable or disable touchpad, low active Low: Disable TP High: Enable TP




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP	
				Size B	Document Number LA-F841P
				Date: Monday, August 28, 2017	Sheet 34 of 65



TPM



PCB Screw Hole




Fiducial Mark




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				G-sensor & TPM&Thermal & FP
Size	Document Number	Rev		
Custom	LA-F841P	0.1		
Date:	Monday, August 28, 2017	Sheet	35	of 65

Lid Switch (Hall Effect Sensor)




Ship Mode




DC-IN LED



To Card Reader Board




To IO Board




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/07/24		Deciphered Date		2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				IO CON			
				Size	Document Number	Rev	
				Custpm	LA-F841P	0.1	
				Date:	Monday, August 28, 2017	Sheet 36 of 65	


FAN1 conn



FAN2 conn



CPU THERMAL SENSOR



ACCELEROMETER ST Micro HP2DC




Table 12. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

Slave Address


The G753 appears to the SMBus as one device having a common address for both ADC channels.

The G753 has the following SMBus slave address:


	A6	A5	A4	A3	A2	A1	A0
G753	1	0	0	1	0	0	0

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/07/24				Deciphered Date			
2017/07/24				2018/08/24				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN/G-Sensor/Thermal Sensor				LA-F841P			
Date:				Monday, August 28, 2017				Sheet			
37				of				65			

For Power consumption Measurement




For Power consumption Measurement




+1.8VALW TO +1.8VS

I (Max) : 0.536 A(+1.8VS)
RON (Max) : 25 mohm
V drop : 0.013 V



+1VALW TO +1.0VS_VCCSTG

+1.0VS_VCCSTG: 60mA
R ON = 3.5mΩ
V DROP= 0.21mV
Delay time: <15us




I (Max) : 0.1 A(+1.2V_VCCSFR_OC)
RON (Max) : 20 mohm
V drop : 0.002 V

+1.2V_VCCSFR_OC Load switch timing meet intel spec<= 240ps


For Power OFF Sequence

For meet tPLT17 & tCPU28 power down sequence.
tPLT17 : 200us (Max)
tCPU28a : 200us (Max)




For meet tPLT15 power down sequence(Un-Stuff)
tPLT15 : 200us (Max)

For +1.8VALW Discharge





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC INTERFACE	
				Size	Document Number
				LA-F841P	
				Date	Monday, August 28, 2017
				Sheet	38 of 65

GDDR5 Mode H Mapping



Address	DATA Bus
CMD0	CS#
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE#
CMD6	A7_A8
CMD7	A6_A11
CMD8	AB1#
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS#
CMD13	RST#
CMD14	CKE#
CMD15	CAS#
CMD16	CS#
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE#
CMD22	A7_A8
CMD23	A6_A11
CMD24	AB1#
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS#
CMD29	RST#
CMD30	CKE#
CMD31	CAS#



Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-70:A	A-die	0x1	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC8H24MJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production candidate
4 Gb	128Mx32	1.35V and 1.5V ²	Samsung	K4G41325FE-HC28	E-die	0x7	7 Gbps	N/A	Full	Production candidate
			Hynix	H5GC4H24AJR-R0C	A-die	0x6	7 Gbps	N/A	Full	Production candidate
			Micron	EDW4032BABG-70-F	A-die	0x8	7 Gbps	N/A	Full	Post production candidate

Table 5.2 RAMCFG

Strap Pins see Note	RAMCFG Setting Number
STRAP2 STRAP1 STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L L L	0 (0x0000)
L L H	1 (0x0001)
L H L	2 (0x0002)
L H H	3 (0x0003)
H L L	4 (0x0004)
H L H	5 (0x0005)
H H L	6 (0x0006)
H H H	7 (0x0007)
L L M	8 (0x0008)
L M L	9 (0x0009)
L M H	10 (0x000A)
L H M	11 (0x000B)
M L L	12 (0x000C)
M L H	13 (0x000D)


Table 5.4 SORx_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins see Note			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	disabled
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	L	L	ENABLED	disabled	ENABLED	ENABLED
10	H	L	H	ENABLED	disabled	ENABLED	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
	All other Strap Configurations			(Reserved)			

HDMI audio output


Strap Pins Note 1			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	0
L	H	L	0	0	1	1
L	H	H	0	1	0	0
H	L	L	0	1	0	1
H	L	H	0	1	1	0
H	H	L	0	1	1	1
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	L	L	1	0	0	1
L	L	H	1	0	1	0
L	L	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1

SMB_ALT_ADDR	
* LOW	Single GPU
High	Dual GPU
DEVID_SEL	
* LOW	Orig. Device ID
High	Support G-Sync GPUID
VGA_DEVICE	
LOW	3D Device
* High	VGA Device
PCIE_CFG	
* LOW	Normal signal swing
High	Reduce the signal amplitude




For N17x GPU Package: GB4C-128 (preliminary)			
1.0 uF	X65 [0402]	12	Under GPU FBVDDQ ball
10 uF	X65 [0603]	4	
10 uF	X65 [0603]	2	Near GPU device
22 uF	X65 [0603]	5	

GPU	Type		Footprint	Population		Location
				N16	N17	
IFPy_OVDD (N17 IFP_OVDD) Supply Rails						
GB48-128, GB4C-128	0.1 μ F	X7R	0402	6	6	Under GPU, 1 per ball
	1.0 μ F	X6S	0402	2	3	Near GPU
	4.7 μ F	X6S	0603	2	3	Near GPU
Bead Type						
	L1=180 Ω @ 100 MHz (ESR=0.2 Ω)		0603	2	0	Near GPU



POWER




GPU	Capacitor Type	Footprint	Population		Location
			N16	N17	
N16 PEX_I0VDQ (N17 PEX_DVDD) Supply Rail					
GB48-128	1.0 μ F X5S	0402	2	4	Under GPU
GB4C-128	4.7 μ F X5S	0603	1	2	Heat Grou
	10 μ F X5R	0805	2	1	Midway between GPU and Power Supply
	22 μ F X5R	0805	2	1	Midway between GPU and Power Supply
N16 PEX_I0VDQ (N17 PEX_HVDD) Supply Rail					
GB48-128	1.0 μ F X5S	0402	2	4	Under GPU
GB4C-128	4.7 μ F X5S	0603	1	2	Heat Grou
	10 μ F X5R	0805	2	2	Midway between GPU and Power Supply
	22 μ F X5R	0805	2	1	Midway between GPU and Power Supply

Security Classification		Compal Secret Data		Compal Electronics, Inc. N17P POWER 4/7		
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-F841P	Rev 0.1
				Date:	Monday, August 28, 2017	Sheet 42 of 65

[illegible]

+1.8V_AON/+1.8V_MAIN



P1(21,39) DGPU_PWR_EN → DGPU_PWR_EN → 2 → DGPU_PWR_EN → 1V8_AON_EN_R


R8751S407FG_S0D523-2

100nF

49.9K 0402 5%

VGA@

1.0 Modify



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Deciphered Date	2017/01/10
-----------------	------------

N17P POWER & GND 5/7

Size Custom Document Number **LA-F841P**


LA-F841P

Date:	Monday, August 28, 2017	Sheet	43	of	65
-------	-------------------------	-------	----	----	----


B 2 OF 2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	N17P GDDR5 CHA 6/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Document Number LA-F841P	
Date:	Monday, August 28, 2017	Sheet	44	of	85

$$MF=0$$






Security Classification		Compal Secret Data		Compal Electronics, Inc. N17P GDDR5 CHB 7/7	
Issued Date	2016/01/29	Deciphered Date	2017/01/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-F841P	Document Number Rev 0.1
				Date: Monday, August 28, 2017	Sheet 45 of 65




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-F841P
				Date:	Monday, August 28, 2017
				Sheet	46 of 65
				Rev	0.2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F841P
				Date:	Monday, August 28, 2017
				Sheet	47 of 65
				Rev	0.2




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date	Monday, August 28, 2017
				Sheet	49 of 65



3A continuous
3.5A current limit

$$V_{out} = 0.6V * (1 + PR1803 / PR1806) = 1.8V$$
$$I_{max} = 2A, I_{peak} = 3A$$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.8V PRIM	
				Size	Rev
				Document Number	0.2
				Date:	Sheet 52 of 65




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	+3V IRCAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-F841P	
				Date:	Monday, August 28, 2017
				Sheet	54 of 65
				Rev	0.1

Module model information


SY8286_V2_single.mdd
SY8286_V2_dual.mdd



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/10	Deciphered Date	2016/11/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SY8286
Size	Document	Number	Rev	0.1
Date:	Monday, August 28, 2017	Sheet	55	of 65





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC CORE Phase1&2	
Size		Document Number		Rev	
		LA-F841P		0.1	
Date		Monday, August 28, 2017		Sheet	
		57		of	
		65			



Must review KBL SA rating.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC GT/+VCC SA	
				Size	Document Number
				Date	Monday, August 28, 2017
				Sheet	59 of 65
				Rev	0.1
				LA-F841P	



$V_{boot} = V_{vref} * R2 / (Rref1 + Rref2 + Rboot)$
 $Rt = Rrefadj // (Rboot + Rref2)$
 $V_{min} = V_{vref} * [Rref2 / (Rref2 + Rboot)] * [Rt / (Rref1 + Rt)]$
 $V_{max} = V_{vref} * Rref2 / (Rref1 // Rrefadj) + Rboot + Rref2$
 $V_{out} = V_{min} + N * V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

Module model information:
 RT8813D_V2A for IC module
 RT8813D_V2B for SW module


R1, R2, R3, R4, R5, C are
 based on VGA type to set.

Operation phase	PSI
Vref phase	Vref
with CCM	0.8V
1 phase	0.8V
with CCM	2.4V
Active phase	5.5V


PWM VID and Output voltage control
 1.Boot mode
 2.Standby mode (don't support)
 3.Normal mode

Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2p) = 352Khz$

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} + 40mv) / I_{ocset}$



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2008/09/15	Deciphered Date		2012/07/11	
				Title		
				RT8813D		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size		Document Number		Rev		
Date: Monday, August 28, 2017		Sheet		61 of 65		



Security Classification		Confidential		Compal Electronics, Inc.	
Issued Date	2016/09/01	Discontinued Date	2019/09/01	Power Block Diagram	
This document is a confidential document. It contains information that is proprietary to Compal Electronics, Inc. and its subsidiaries. It is not to be distributed outside of the company without the prior written consent of Compal Electronics, Inc. If you are not an employee of Compal Electronics, Inc., you should not have received this document. If you have received this document, you should not disclose its contents to any third party without the prior written consent of Compal Electronics, Inc.				LA-F841P	0.1

+VGA_CORE



+VGA_CORE
 330uF X 4
 4.7uF_0603X 18
 22uF_0603 X 9
 10uF_0603 X 16
 1uF_0402X 13

Please base on GPU spec to modify output cap.





Table 7.17 GB4C-128 Package: Power Rail Filtering

Rail (GPU Ball) Name	Balls	Voltage; Current	Filtering under GPU	Filtering Near GPU
NVVD		Varies	8 X 1uF (0402 X65) 16 X 4.7uF (0603 X65)	9 X 10uF (0603 X65) 7 X 22uF (0805 X65) 1 X 330uF (Poscap)
NVVD		Varies	5 X 1uF (0402 X65) 5 X 10uF (0603 X65)	2 X 10uF (0603 X65) 3 X 22uF (0805 X65)



Version change list
(P.I.R. List)

1					
2					
3					
4					
5					
6					